| Optimization design of low link delay for VSC-HVDC control and protection system based on ARM architecture |
| 投稿时间：2023-02-13 修订日期：2023-07-21 |
| 查看全文(View full text) View / Add Comment Download PDF Reader |
| English Abstract: |
| Based on advanced risc machine(ARM) multi-core processor, a new platform of voltage source converter based high voltage direct current(VSC-HVDC) control and protection system is designed. The common structure of four-layer control system for VSC-HVDC is proposed, and the configuration scheme and functional configuration principles of the control and protection devices of new platform are given. Then, a simplified high-frequency impedance model of the converter is established and the mathematical relationship between negative damping frequency and control link delay is derived. Then, the link delay composition of VSC-HVDC control system is analyzed, and a link multiplex method for the control link delay online test is proposed. Based on the multi-core architecture and the high-speed interface, the optimization schemes for reducing the control system delay are studied. In the real-time simulation system(RTDS) based on the parameters of a practical project, the function and performance of the new platform are tested, and the effectiveness of the low-latency optimization scheme is verified. |
|
| English and key words:VSC-HVDC power transmission relay protection control and protection ARM architecture control link delay high frequency impedance negative damping |
| 基金项目:国家电网有限公司科技项目(5100-202256001A-1-1-ZN) |
| DOI：10.16081/j.epae.202309006 |
| Colse |
